1581 search results - page 72 / 317 » Date Warehouse Design |
DATE
2005
IEEE
14 years 2 months ago
2005
IEEE
The purpose of this paper is to formally specify a flow devoted to the design of Differential Power Analysis (DPA) resistant QDI asynchronous circuits. The paper first proposes a ...
DATE
2010
IEEE
14 years 1 months ago
2010
IEEE
— We propose a methodology for Boolean matching under permutations of inputs and outputs (PP-equivalence checking problem) — a key step in incremental logic design that identif...
DATE
2002
IEEE
14 years 1 months ago
2002
IEEE
In this paper, a method for nominal design of analog integrated circuits is presented that includes process variations and operating ranges by worst-case parameter sets. These set...
DATE
1997
IEEE
14 years 1 months ago
1997
IEEE
A design methodology for the synthesis of digital circuits used in high throughput digital modems is presented. The methodology spans digital modem design from the link level to t...
DATE
2008
IEEE
14 years 3 months ago
2008
IEEE
This paper describes an implementation language and synthesis system for automatically generating latency insensitive synchronous digital designs. These designs decouple behaviora...