Sciweavers

950 search results - page 134 / 190
» Fuzzy logic in architectural design
Sort
View
DAC
2001
ACM
14 years 11 months ago
Analysis of On-Chip Inductance Effects using a Novel Performance Optimization Methodology for Distributed RLC Interconnects
This work presents a new and computationally efficient performance optimization technique for distributed RLC interconnects based on a rigorous delay computation scheme. The new o...
Kaustav Banerjee, Amit Mehrotra
DAC
2002
ACM
14 years 11 months ago
Petri net modeling of gate and interconnect delays for power estimation
In this paper, a new type of Petri net called Hierarchical Colored Hardware Petri net, to model real-delay switching activity for power estimation is proposed. The logic circuit i...
Ashok K. Murugavel, N. Ranganathan
ISCC
2005
IEEE
14 years 3 months ago
An Optically Controlled Module for Wavelength Conversion Circuits
We report an innovative solely optical architecture to implement the centralized wavelength conversion module of the CWC (Controlled Wavelength Conversion) protocol [1]. The propo...
Georgios I. Papadimitriou, Amalia N. Miliou, Andre...
FPL
2009
Springer
85views Hardware» more  FPL 2009»
14 years 2 months ago
Generating high-performance custom floating-point pipelines
Custom operators, working at custom precisions, are a key ingredient to fully exploit the FPGA flexibility advantage for high-performance computing. Unfortunately, such operators...
Florent de Dinechin, Cristian Klein, Bogdan Pasca
ASAP
2007
IEEE
130views Hardware» more  ASAP 2007»
14 years 1 months ago
A Self-Reconfigurable Implementation of the JPEG Encoder
Dynamic reconfiguration allows to selectively substitute blocks of logic at run-time in order to improve the area efficiency of a FPGA design. This paper presents the design of a ...
Antonino Tumeo, Matteo Monchiero, Gianluca Palermo...