hardware | Sciweavers

28

ISSS
1999
IEEE

168views Hardware» more ISSS 1999»

Automatic Architectural Synthesis of VLIW and EPIC Processors

14 years 1 months ago

This paper describes a mechanism for automatic design and synthesis of very long instruction word (VLIW), and its generalization, explicitly parallel instruction computing rocesso...

Shail Aditya, B. Ramakrishna Rau, Vinod Kathail

claim paper

Read More »

21

click to vote

ISMVL
1999
IEEE

65views Hardware» more ISMVL 1999»

Bi-Decompositions of Multi-Valued Functions for Circuit Design and Data Mining Applications

14 years 1 months ago

Download web.cecs.pdx.edu

Bernd Steinbach, Marek A. Perkowski, Christian Lan...

claim paper

Read More »

19

click to vote

ISMVL
1999
IEEE

113views Hardware» more ISMVL 1999»

Supplementary Symmetrical Logic Circuit Structure

14 years 1 months ago

Download www.omnibaselogic.com

Edgar "Dan" Olson

claim paper

Read More »

27

click to vote

ISMVL
1999
IEEE

72views Hardware» more ISMVL 1999»

Information Relationships and Measures in Application to Logic Design

14 years 1 months ago

Download web.cecs.pdx.edu

In this paper, the theory of information relationships and relationship measures is considered and its application to logic design is discussed. This theory makes operational the ...

Lech Józwiak

claim paper

Read More »

32

click to vote

ISMVL
1999
IEEE

133views Hardware» more ISMVL 1999»

Ternary Multiplication Circuits Using 4-Input Adder Cells and Carry Look-Ahead

14 years 1 months ago

Download www.ee.bgu.ac.il

We introduce a new implementation of a ternary adder with four inputs and two outputs. This ternary adder reduces the number of digits in a multiplication compared with a binary m...

Andreas Herrfeld, Siegbert Hentschke

claim paper

Read More »

25

click to vote

ISMVL
1999
IEEE

76views Hardware» more ISMVL 1999»

Multiple-Valued Minimization to Optimize PLAs with Output EXOR Gates

14 years 1 months ago

Download www.lsi-cad.com

This paper considers an optimization method of programmable logic arrays (PLAs), which have two-input EXOR gate at the outputs. The PLA realizes an EXOR of two sum-of-products exp...

Debatosh Debnath, Tsutomu Sasao

claim paper

Read More »

24

click to vote

ISMVL
1999
IEEE

90views Hardware» more ISMVL 1999»

Transformations between Signed and Classical Clause Logic

14 years 1 months ago

Download www.uni-koblenz.de

In the last years two automated reasoning techniques for clause normal form arose in which the use of labels are prominently featured: signed logic and annotated logic programming...

Bernhard Beckert, Reiner Hähnle, Felip Many&a...

claim paper

Read More »

22

click to vote

ISMVL
1999
IEEE

93views Hardware» more ISMVL 1999»

Synthesis of Multiple-Valued Decision Diagrams using Current-Mode CMOS Circuits

14 years 1 months ago