Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

33

ISLPED
2000
ACM

favoriteEmaildiscussreport

92views Hardware» more ISLPED 2000»

Low power sequential circuit design by using priority encoding and clock gating

14 years 2 months ago

Low power sequential circuit design by using priority encoding and clock gating

Download atrak.usc.edu

This paper presents a state assignment technique called priority encoding which uses multi-code assignment plus clock gating to reduce power dissipation in sequential circuits. The basic idea is to assign multiple codes to states so as to enable more effective clock gating in the sequential circuit. Practical design examples are studied and simulated by PSPICE. Experimental results demonstrate that the priority encoding technique can result in sizable power saving.

Xunwei Wu, Massoud Pedram

Real-time Traffic

Clock Gating | Effective Clock Gating | Hardware | ISLPED 2000 | Sequential Circuit |

claim paper

Related Content

» Low power synthesis of dynamic logic circuits using finegrained clock gating

» TopDown Design of a LowPower MultiChannel 25GbitsChannel Gated Oscillator ClockRecovery Ci...

» Optimization of combinational and sequential logic circuits for low power using precomputa...

» A multiple clocking scheme for low power RTL design

» Challenges in clockgating for a low power ASIC methodology

» Highthroughput and lowpower DSP using clockedCMOS circuitry

» Power and thermal effects of SRAM vs LatchMux design styles and clock gating choices

» ILPbased optimization of sequential circuits for low power

» Power minimization using control generated clocks

Post Info
More Details (n/a)

Added	25 Aug 2010
Updated	25 Aug 2010
Type	Conference
Year	2000
Where	ISLPED
Authors	Xunwei Wu, Massoud Pedram

Comments (0)