Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
372
search results - page 20 / 75
»
Fault Testing for Reversible Circuits
Sort
relevance
views
votes
recent
update
View
thumb
title
31
click to vote
ICCAD
2000
IEEE
100
views
Hardware
»
more
ICCAD 2000
»
Partial Simulation-Driven ATPG for Detection and Diagnosis of Faults in Analog Circuits
14 years 2 months ago
Download
www.cs.york.ac.uk
In this paper, we propose a novel fault-oriented test generation methodology for detection and isolation of faults in analog circuits. Given the description of the circuit-underte...
Sudip Chakrabarti, Abhijit Chatterjee
claim paper
Read More »
13
click to vote
DATE
2008
IEEE
76
views
Hardware
»
more
DATE 2008
»
On Modeling and Testing of Lithography Related Open Faults in Nano-CMOS Circuits
14 years 4 months ago
Download
www.date-conference.com
Aswin Sreedhar, Alodeep Sanyal, Sandip Kundu
claim paper
Read More »
22
click to vote
DATE
2003
IEEE
73
views
Hardware
»
more
DATE 2003
»
Test Generation for Acyclic Sequential Circuits with Single Stuck-at Fault Combinational ATPG
14 years 3 months ago
Download
www.date-conference.com
Hideyuki Ichihara, Tomoo Inoue
claim paper
Read More »
27
click to vote
ITC
2002
IEEE
133
views
Hardware
»
more
ITC 2002
»
A DFT Technique for Low Frequency Delay Fault Testing in High Performance Digital Circuits
14 years 2 months ago
Download
www.ece.uwaterloo.ca
Bhaskar Chatterjee, Manoj Sachdev, Ali Keshavarzi
claim paper
Read More »
32
click to vote
VLSID
1995
IEEE
112
views
VLSI
»
more
VLSID 1995
»
An efficient automatic test generation system for path delay faults in combinational circuits
14 years 1 months ago
Download
eprints.iisc.ernet.in
Ananta K. Majhi, James Jacob, Lalit M. Patnaik, Vi...
claim paper
Read More »
« Prev
« First
page 20 / 75
Last »
Next »