Sciweavers

    GLVLSI
    2005
    IEEE
    147views VLSI» more  GLVLSI 2005»
    1-V 7-mW dual-band fast-locked frequency synthesizer
    14 years 5 months ago
    1-V 7-mW dual-band fast-locked frequency synthesizer
    Download  vlsi.ece.wisc.edu
    This paper presents a fully integrated 1-V, dual band, fastlocked frequency synthesizer for IEEE 802.11 a/b/g WLAN applications. It can synthesize frequencies in the range of 2.4 ...
    Vikas Sharma, Chien-Liang Chen, Chung-Ping Chen
    claim paper
    Read More »
    GLVLSI
    2005
    IEEE
    85views VLSI» more  GLVLSI 2005»
    Utilizing don't care states in SAT-based bounded sequential problems
    14 years 5 months ago
    Utilizing don't care states in SAT-based bounded sequential problems
    Download  www.informatik.uni-bremen.de
    Boolean Satisfiability (SAT) solvers are popular engines used throughout the verification world. Bounded sequential problems such as bounded model checking and bounded sequentia...
    Sean Safarpour, Görschwin Fey, Andreas G. Ven...
    claim paper
    Read More »
    GLVLSI
    2005
    IEEE
    103views VLSI» more  GLVLSI 2005»
    Causal probabilistic input dependency learning for switching model in VLSI circuits
    14 years 5 months ago
    Causal probabilistic input dependency learning for switching model in VLSI circuits
    Download  www.eng.usf.edu
    Switching model captures the data-driven uncertainty in logic circuits in a comprehensive probabilistic framework. Switching is a critical factor that influences dynamic, active ...
    Nirmal Ramalingam, Sanjukta Bhanja
    claim paper
    Read More »
    GLVLSI
    2005
    IEEE
    186views VLSI» more  GLVLSI 2005»
    An FPGA design of AES encryption circuit with 128-bit keys
    14 years 5 months ago
    An FPGA design of AES encryption circuit with 128-bit keys
    Download  www.lsi-cad.com
    This paper addresses a pipelined partial rolling (PPR) architecture for the AES encryption. The key technique is the PPR architecture, which is suitable for FPGA implementation. U...
    Hui Qin, Tsutomu Sasao, Yukihiro Iguchi
    claim paper
    Read More »
    GLVLSI
    2005
    IEEE
    144views VLSI» more  GLVLSI 2005»
    On-chip power distribution grids with multiple supply voltages for high performance integrated circuits
    14 years 5 months ago
    On-chip power distribution grids with multiple supply voltages for high performance integrated circuits
    Download  www.ece.rochester.edu
    —On-chip power distribution grids with multiple supply voltages are discussed in this paper. Two types of interdigitated and paired power distribution grids with multiple supply ...
    Mikhail Popovich, Eby G. Friedman, Michael Sotman,...
    claim paper
    Read More »
    GLVLSI
    2005
    IEEE
    199views VLSI» more  GLVLSI 2005»
    Interconnect delay minimization through interlayer via placement in 3-D ICs
    14 years 5 months ago
    Interconnect delay minimization through interlayer via placement in 3-D ICs
    Download  www.ece.rochester.edu
    The dependence of the propagation delay of the interlayer 3-D interconnects on the vertical through via location and length is investigated. For a variable vertical through via lo...
    Vasilis F. Pavlidis, Eby G. Friedman
    claim paper
    Read More »
    GLVLSI
    2005
    IEEE
    99views VLSI» more  GLVLSI 2005»
    An empirical study of crosstalk in VDSM technologies
    14 years 5 months ago
    An empirical study of crosstalk in VDSM technologies
    Download  atrak.usc.edu
    We perform a detailed study of various crosstalk scenarios in VDSM technologies by using a distributed model of the crosstalk site and make a number of key observations about the ...
    Shahin Nazarian, Massoud Pedram, Emre Tuncer
    claim paper
    Read More »
    GLVLSI
    2005
    IEEE
    152views VLSI» more  GLVLSI 2005»
    A high speed and leakage-tolerant domino logic for high fan-in gates
    14 years 5 months ago
    A high speed and leakage-tolerant domino logic for high fan-in gates
    Download  online.sfsu.edu
    Robustness of high fan-in domino circuits is degraded by technology scaling due to exponential increase in leakage. In this paper, we propose a new domino circuit for high fan-in ...
    Farshad Moradi, Hamid Mahmoodi-Meimand, Ali Peirav...
    claim paper
    Read More »
    GLVLSI
    2005
    IEEE
    81views VLSI» more  GLVLSI 2005»
    Fine-grain leakage optimization in SRAM based FPGAs
    14 years 5 months ago
    Fine-grain leakage optimization in SRAM based FPGAs
    Download  www.eecs.northwestern.edu
    Somsubhra Mondal, Seda Ogrenci Memik
    claim paper
    Read More »
    GLVLSI
    2005
    IEEE
    124views VLSI» more  GLVLSI 2005»
    SOFTENIT: a methodology for boosting the software content of system-on-chip designs
    14 years 5 months ago
    SOFTENIT: a methodology for boosting the software content of system-on-chip designs
    Download  www.cs.ucr.edu
    Embedded software is a preferred choice for implementing system functionality in modern System-on-Chip (SoC) designs, due to the high flexibility, and lower engineering costs pro...
    Abhishek Mitra, Marcello Lajolo, Kanishka Lahiri
    claim paper
    Read More »
    « first‹ previous…666768697071727374…next ›last »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.