Sciweavers

    ICCAD
    1995
    IEEE
    113views Hardware» more  ICCAD 1995»
    Logic decomposition during technology mapping
    14 years 5 days ago
    Logic decomposition during technology mapping
    Download  www.cadence.com
    —A problem in technology mapping is that the quality of the final implementation depends significantly on the initially provided circuit structure. This problem is critical, es...
    Eric Lehman, Yosinori Watanabe, Joel Grodstein, He...
    claim paper
    Read More »
    ICCAD
    1995
    IEEE
    79views Hardware» more  ICCAD 1995»
    Optimal wire sizing and buffer insertion for low power and a generalized delay model
    14 years 5 days ago
    Optimal wire sizing and buffer insertion for low power and a generalized delay model
    Download  www.cs.uic.edu
    John Lillis, Chung-Kuan Cheng, Ting-Ting Y. Lin
    claim paper
    Read More »
    ICCAD
    1995
    IEEE
    108views Hardware» more  ICCAD 1995»
    Partitioning and reduction of RC interconnect networks based on scattering parameter macromodels
    14 years 5 days ago
    Partitioning and reduction of RC interconnect networks based on scattering parameter macromodels
    Download  www.cs.york.ac.uk
    This paper presents a linear time algorithm to reduce a large RC interconnect network into subnetworks which are approximated with lower order equivalent RC circuits. The number o...
    Haifang Liao, Wayne Wei-Ming Dai
    claim paper
    Read More »
    ICCAD
    1995
    IEEE
    167views Hardware» more  ICCAD 1995»
    A novel methodology for statistical parameter extraction
    14 years 5 days ago
    A novel methodology for statistical parameter extraction
    Download  www.cecs.uci.edu
    IC manufacturing process variations are typically expressed in terms of joint probability density functions (jpdf’s) or as worst case combinations/corners of the device model pa...
    Kannan Krishna, Stephen W. Director
    claim paper
    Read More »
    ICCAD
    1995
    IEEE
    68views Hardware» more  ICCAD 1995»
    Generating sparse partial inductance matrices with guaranteed stability
    14 years 5 days ago
    Generating sparse partial inductance matrices with guaranteed stability
    Download  www.cs.york.ac.uk
    This paper proposes a definition of magnetic vector potential that can be used to evaluate sparse partial inductance matrices. Unlike the commonly applied procedure of discarding...
    Byron Krauter, Lawrence T. Pileggi
    claim paper
    Read More »
    ICCAD
    1995
    IEEE
    61views Hardware» more  ICCAD 1995»
    Stable and efficient reduction of substrate model networks using congruence transforms
    14 years 5 days ago
    Stable and efficient reduction of substrate model networks using congruence transforms
    Download  www.cs.york.ac.uk
    Kevin J. Kerns, Ivan L. Wemple, Andrew T. Yang
    claim paper
    Read More »
    ICCAD
    1995
    IEEE
    144views Hardware» more  ICCAD 1995»
    Background memory management for dynamic data structure intensive processing systems
    14 years 5 days ago
    Background memory management for dynamic data structure intensive processing systems
    Download  cwc.ucsd.edu
    Abstract -- Telecommunication network management applications often require application-specific ICs that use large dynamically allocated stored data structures. Currently availab...
    Gjalt G. de Jong, Bill Lin, Carl Verdonck, Sven Wu...
    claim paper
    Read More »
    ICCAD
    1995
    IEEE
    120views Hardware» more  ICCAD 1995»
    Pattern generation for a deterministic BIST scheme
    14 years 5 days ago
    Pattern generation for a deterministic BIST scheme
    Download  www.ra.informatik.uni-stuttgart.de
    Recently a deterministic built-in self-test scheme has been presented based on reseeding of multiple-polynomial linear feedback shift registers. This scheme encodes deterministic ...
    Sybille Hellebrand, Birgit Reeb, Steffen Tarnick, ...
    claim paper
    Read More »
    ICCAD
    1995
    IEEE
    134views Hardware» more  ICCAD 1995»
    A delay model for logic synthesis of continuously-sized networks
    14 years 5 days ago
    A delay model for logic synthesis of continuously-sized networks
    Download  www.cs.york.ac.uk
    ng certain electrical noise and power constraints.Abstract: We present a new delay model for use in logic synthesis. A traditional model treats the area of a library cell as consta...
    Joel Grodstein, Eric Lehman, Heather Harkness, Bil...
    claim paper
    Read More »
    ICCAD
    1995
    IEEE
    65views Hardware» more  ICCAD 1995»
    Symbolic hazard-free minimization and encoding of asynchronous finite state machines
    14 years 5 days ago
    Symbolic hazard-free minimization and encoding of asynchronous finite state machines
    Download  www.cs.unc.edu
    Robert M. Fuhrer, Bill Lin, Steven M. Nowick
    claim paper
    Read More »
    « first‹ previous…300301302303304305306307308…next ›last »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.