Sciweavers

FPGA
2007
ACM
150views FPGA» more  FPGA 2007»
14 years 3 months ago
FPGA-friendly code compression for horizontal microcoded custom IPs
Shrinking time-to-market and high demand for productivity has driven traditional hardware designers to use design methodologies that start from high-level languages. However, meet...
Bita Gorjiara, Daniel Gajski
FPGA
2007
ACM
163views FPGA» more  FPGA 2007»
14 years 3 months ago
Improved SAT-based Boolean matching using implicants for LUT-based FPGAs
Boolean matching (BM) is a widely used technique in FPGA resynthesis and architecture evaluation. In this paper we present several improvements to the recently proposed SAT-based ...
Jason Cong, Kirill Minkovich
FPGA
2007
ACM
185views FPGA» more  FPGA 2007»
14 years 3 months ago
Power-aware FPGA logic synthesis using binary decision diagrams
Power consumption in field programmable gate arrays (FPGAs) has become an important issue as the FPGA market has grown to include mobile platforms. In this work we present a power...
Kevin Oo Tinmaung, David Howland, Russell Tessier
FPGA
2007
ACM
106views FPGA» more  FPGA 2007»
14 years 3 months ago
A synthesizable datapath-oriented embedded FPGA fabric
We present an architecture for a synthesizable datapathoriented Field Programmable Gate Array (FPGA) core which can be used to provide post-fabrication flexibility to a Systemon-...
Steven J. E. Wilton, Chun Hok Ho, Philip Heng Wai ...
FPGA
2007
ACM
114views FPGA» more  FPGA 2007»
14 years 3 months ago
Design of a logic element for implementing an asynchronous FPGA
A reconfigurable logic element (LE) is developed for use in constructing a NULL Convention Logic (NCL) FPGA. It can be configured as any of the 27 fundamental NCL gates, including...
Scott C. Smith
FPGA
2007
ACM
122views FPGA» more  FPGA 2007»
14 years 3 months ago
The shunt: an FPGA-based accelerator for network intrusion prevention
Today’s network intrusion prevention systems (IPSs) must perform increasingly sophisticated analysis—parsing protocols and interpreting application dialogs rather than simply ...
Nicholas Weaver, Vern Paxson, José M. Gonz&...
FPGA
2007
ACM
144views FPGA» more  FPGA 2007»
14 years 3 months ago
A versatile, low latency HyperTransport core
David Slogsnat, Alexander Giese, Ulrich Brüni...
FPGA
2007
ACM
153views FPGA» more  FPGA 2007»
14 years 3 months ago
GlitchLess: an active glitch minimization technique for FPGAs
This paper describes a technique that reduces dynamic power in FPGAs by reducing the number of glitches in the global routing resources. The technique involves adding programmable...
Julien Lamoureux, Guy G. Lemieux, Steven J. E. Wil...
FPGA
2007
ACM
84views FPGA» more  FPGA 2007»
14 years 3 months ago
A routing fabric for monolithically stacked 3D-FPGA
A previous study on the benefits of monolithically stacked 3D-FPGA has estimated a 3.2x improvement in logic den
Mingjie Lin, Abbas El Gamal